Serializer/Deserializer (SerDes) Basics for Your Next Microchip Ethernet PHY Design

This course will answer why SerDes (Serializer/Deserializer) is so compelling for Ethernet applications, and how the technology works.

rate limit

Code not recognized.

About this course

Serializer/Deserializer (SerDes) technology in Ethernet has evolved from its origins in purely fiber-based Ethernet physical layer devices to all modern, multi-Gigabit Ethernet PHYs. This course will answer why SerDes is so compelling for Ethernet applications, and how the technology works. Topics covered include SGMII, QSGMII, and advanced topics specific to multi-Gigabit (10Gigabit/25Gigabit) serial interfaces. Guidelines for PCB designs using Microchip SerDes-based Ethernet PHYs will be included in the discussion. After taking this class, you will be able to confidently understand the impacts and requirements for adding a Microchip SerDes-based Ethernet PHY to your next design!

Curriculum4 min

  • Syllabus
  • Introduction
  • Course Overview
  • Review Of The Host Interface 4 min
  • SerDes Use-Case On The Host Interface
  • Host Interface With The PHY
  • Input/Output Relationships Of The Chip
  • Internal Coupling
  • Auto-Negotiation Protocol
  • Lane Ordering Compatibility
  • Data Rate Matching
  • Routing & Connectivity
  • PHY Media Interface

About this course

Serializer/Deserializer (SerDes) technology in Ethernet has evolved from its origins in purely fiber-based Ethernet physical layer devices to all modern, multi-Gigabit Ethernet PHYs. This course will answer why SerDes is so compelling for Ethernet applications, and how the technology works. Topics covered include SGMII, QSGMII, and advanced topics specific to multi-Gigabit (10Gigabit/25Gigabit) serial interfaces. Guidelines for PCB designs using Microchip SerDes-based Ethernet PHYs will be included in the discussion. After taking this class, you will be able to confidently understand the impacts and requirements for adding a Microchip SerDes-based Ethernet PHY to your next design!

Curriculum4 min

  • Syllabus
  • Introduction
  • Course Overview
  • Review Of The Host Interface 4 min
  • SerDes Use-Case On The Host Interface
  • Host Interface With The PHY
  • Input/Output Relationships Of The Chip
  • Internal Coupling
  • Auto-Negotiation Protocol
  • Lane Ordering Compatibility
  • Data Rate Matching
  • Routing & Connectivity
  • PHY Media Interface